YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
See what the GitHub community is most excited about this week.
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog PCI express components
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
The USRP™ Hardware Driver Repository
Verilog Ethernet components for FPGA implementation
HDL libraries and projects
Hardware abstraction library
OpenXuantie - OpenC910 Core
Open source FPGA-based NIC and platform for in-network compute